

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/071,373	02/08/2002	Jason M. Howard	884.584US1 1781		
21186	7590 02/10/2005		EXAMINER		
SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A. P.O. BOX 2938 MINNEAPOLIS, MN 55402			DO, CHAT C		
			ART UNIT	PAPER NUMBER	
2.2	,		2124		
			DATE MAILED: 02/10/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

	*	Application	n No.	Applicant(s)			
	:	10/071,37	3	HOWARD ET AL.			
	Office Action Summary	Examiner		Art Unit			
	:	Chat C. Do)	2124			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address							
Period fo				(O) ED 014			
THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR RE MAILING DATE OF THIS COMMUNICATIO nsions of time may be available under the provisions of 37 CFR SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a poperiod for reply is specified above, the maximum statutory per tree to reply within the set or extended period for reply will, by state to reply within the set or extended period for reply will, by state to reply within the set or extended period for reply will, by state to reply within the set or extended period for reply will, by state to reply within the set or extended period for reply will, by state to reply within the set or extended period for reply will, by state to provide the mail of the set of the set of the set of the set or extended period for reply will, by state the mail of the set or extended period for reply will be	N. R 1.136(a). In no eve reply within the statu riod will apply and wil atute, cause the appli	nt, however, may a reply be tir tory minimum of thirty (30) day I expire SIX (6) MONTHS from cation to become ABANDONE	mely filed ys will be considered timely. n the mailing date of this communication. ED (35 U.S.C. § 133).			
Status							
1)⊠	1) Responsive to communication(s) filed on 08 February 2002 and 21 November 2003.						
·	This action is FINAL . 2b)⊠ This action is non-final.						
3)□	·						
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposit	ion of Claims						
4)⊠ 5)□ 6)⊠ 7)□	 ✓ Claim(s) 1-30 is/are pending in the application. 4a) Of the above claim(s) 1-7 is/are withdrawn from consideration. ☐ Claim(s) is/are allowed. ✓ Claim(s) 8-30 is/are rejected. 						
Applicati	ion Papers						
10)⊠	The specification is objected to by the Exame The drawing(s) filed on <u>08 February 2002</u> is Applicant may not request that any objection to Replacement drawing sheet(s) including the contraction of the oath or declaration is objected to by the	/are: a)⊠ acc the drawing(s) b rection is require	e held in abeyance. Se ed if the drawing(s) is ob	ee 37 CFR 1.85(a). Djected to. See 37 CFR 1.121(d).			
Priority (under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.							
2) Notice 3) Information	ot(s) ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB or No(s)/Mail Date 11/21/2003.		4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal 6) Other:				

Application/Control Number: 10/071,373 Page 2

Art Unit: 2124

DETAILED ACTION

Election/Restrictions

1. Restriction to one of the following inventions is required under 35 U.S.C. 121:

- I. Claims 1-7, drawn to a floating-point accumulator, classified in class 708, subclass 505.
- II. Claims 8-30, drawn to a multiplication accumulation using multi-threaded accumulator, classified in class 708, subclass 603.

The inventions are distinct, each from the other because of the following reasons:

- 2. Inventions Group I and Group II are unrelated. Inventions are unrelated if it can be shown that they are not disclosed as capable of use together and they have different modes of operation, different functions, or different effects (MPEP § 806.04, MPEP § 808.01). In the instant case the different inventions, Group I discloses or teaches a floating-point accumulator wherein Group II discloses or teaches a floating-point multiplication accumulation using a multi-thread accumulator.
- 3. Because these inventions are distinct for the reasons given above and have acquired a separate status in the art as shown by their different classification, restriction for examination purposes as indicated is proper.
- Because these inventions are distinct for the reasons given above and the search required for Group I is not required for Group II, restriction for examination purposes as indicated is proper.

Application/Control Number: 10/071,373 Page 3

Art Unit: 2124

During a telephone conversation with Michael Anglin on 01/25/2005 a provisional election was made without traverse to prosecute the invention of Group II, claims 8-30.

Affirmation of this election must be made by applicant in replying to this Office action. Claims 1-7 withdrawn from further consideration by the examiner, 37 CFR 1.142(b), as being drawn to a non-elected invention.

Applicant is reminded that upon the cancellation of claims to a non-elected invention, the inventorship must be amended in compliance with 37 CFR 1.48(b) if one or more of the currently named inventors is no longer an inventor of at least one claim remaining in the application. Any amendment of inventorship must be accompanied by a request under 37 CFR 1.48(b) and by the fee required under 37 CFR 1.17(i).

Claim Rejections - 35 USC § 102

7. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 8. Claims 8-9, 15-16, and 19-23 are rejected under 35 U.S.C. 102(b) as being anticipated by Chip et al. ("The Coreware Methodology: building a 200 Mflop processor in 9 man months").

Re claim 8, Chip et al. disclose in Figures 2 and 4 an integrated circuit (e.g. Figure 4) comprising: a multiplier (e.g. FMUL in Figure 2) coupled to receive operands and to produce a product (e.g. output of FMUL in Figure 2), and a multi-threaded

accumulator (e.g. FADD in Figure 2 and page 550 right column lines 8-12) coupled to the multiplier to receive the product.

Re claim 9, Chip et al. further disclose in Figures 2 and 4 a control circuit to interleave input operands from different operand streams into the multiplier (e.g. Opcode circuit in Figure 4).

Re claim 15, Chip et al. further disclose in Figures 2 and 4 the integrated circuit (e.g. Figure 4) is a circuit selected from the group comprising a processor (e.g. abstract), a memory (e.g. register files in Figure 4), a memory controller (e.g. Opcode control in Figure 4), an application specific integrated circuit, and a communications device (e.g. page 549 left column under graphic processor).

Re claim 16, Chip et al. disclose in Figures 2 and 4 an accumulator circuit (e.g. FADD in Figure 2) to accept operands from different threads interleaved in time (e.g. page 550 lines 9-13 right column), the accumulator having intermediate registers to simultaneously hold partial results from each of the different threads (e.g. Figure 2 wherein the FADD holds 4 separate registers for xt, yt, zt, and wt respectively).

Re claim 19, Chip et al. further disclose in Figures 2 and 4 the operands are floating point numbers in IEEE single precision format (e.g. page 551 line 5 under conclusion section).

Re claim 20, Chip et al. further disclose in Figures 2 and 4 the operands are floating point numbers in a floating point format other than IEEE single precision format (e.g. page 551 line 5 under conclusion section).

Re claim 21, Chip et al. further disclose in Figures 2 and 4 the floating point numbers include exponent fields with a least significant bit weight other than one (e.g. page 550 lines 4-5 in right column).

Page 5

Re claim 22, Chip et al. further disclose in Figures 2 and 4 the floating point numbers include exponent fields with a least significant bit weight equal to thirty-two (e.g. page 550 lines 4-5 in right column).

Re claim 23, Chip et al. disclose in Figures 2 and 4 a multiplier to produce a product (e.g. output of FMUL as a*x in page 550); and an accumulator (e.g. FADD in Figure 2) coupled to receive the product from the multiplier, the accumulator including sequential elements to provide a multi-threaded capability (e.g. page 550 lines 9-14 right column).

Claim Rejections - 35 USC § 103

- 9. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 10. Claims 10-11 are rejected under 35 U.S.C. 103(a) as being obvious over Chip et al. ("The Coreware Methodology: building a 200 Mflop processor in 9 man months") in view of Debabrata et al. ("A 600 MHz half-bit level pipelined accumulator-interleaved multiplier accumulator core").

Application/Control Number: 10/071,373

Art Unit: 2124

Re claim 10, Chip et al. disclose in Figures 2 and 4 the multi-threaded accumulator is configured to sum floating point numbers having mantissas (e.g. FADD in Figure 2). Chip et al. do not disclose the mantissa is in carry-save format. However, Debabrata et al. disclose in Figure 4 the multi-threaded accumulator is configured to sum floating point numbers having mantissas in carry-save format (e.g. Figure 4 and page 502 lines 2-5). Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention is made to replace the mantissas in carry-save format as seen in Debabrata et al.'s invention into Chip et al.'s invention because it would enable to increase the system performance (e.g. page 502 last two lines and page 503 first two lines).

Re claim 11, Chip et al. further disclose in Figures 2 and 4 the multi-threaded accumulator includes at least one intermediate register to facilitate accumulating two interleaved product streams simultaneously (e.g. FADD in Figure 2).

Claims 12-14, 17-18, and 24-30 are rejected under 35 U.S.C. 103(a) as being obvious over Chip et al. ("The Coreware Methodology: building a 200 Mflop processor in 9 man months") in view of Choquette (U.S. 6,480,872).

Re claim 12, Chip et al. do not disclose in Figures 2 and 4 a floating point conversion unit coupled between the multiplier and the multi-threaded accumulator to convert the product from a first floating point representation to a second floating point representation. However, Choquette discloses in Figure in Figure 4 a floating point conversion unit coupled (e.g. 414) between the multiplier (e.g. 410 and 412) and the

multi-threaded accumulator (e.g. 416) to convert the product from a first floating point representation to a second floating point representation (e.g. before the shifter and after the shifter respectively). Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention is made to add a floating point conversion unit coupled between the multiplier and the multi-threaded accumulator to convert the product from a first floating point representation to a second floating point representation as seen in Choquette's invention into Chip et al.'s invention because it would enable to properly producing the correct product-accumulation by shifting or aligning the product to the accumulation register (col. 5 lines 5-9).

Re claim 13, Chip et al. further disclose in Figures 2 and 4 the first floating point representation includes an exponent field having a least significant bit weight of one, and the second floating point representation includes an exponent field having a least significant bit weight of thirty-two (e.g. page 550 lines 4-5 in right column).

Re claim 14, Chip et al. do not disclose in Figures 2 and 4 the multi-threaded accumulator circuit includes at least one constant shifter to conditionally shift a mantissa thirty-two bit positions. However, Choquette discloses in Figure 4 a constant shifter (e.g. 414) to conditionally shift a mantissa thirty-two bit positions. Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention is made to add a constant shifter for shifting a mantissa thirty-two bit positions as seen in Choquette's invention into Chip et al.'s invention because it would enable to properly producing the correct product-accumulation by shifting or aligning the product to the accumulation register (col. 5 lines 5-9).

Art Unit: 2124

Re claims 17-18, Chip et al. do not disclose in Figures 2 and 4 a constant shifter prior to a first intermediate register, and a multiplexor subsequent to the first intermediate register and an adder circuit prior to a second intermediate register, and a second multiplexor subsequent to the second intermediate register. However, Choquette discloses in Figure 4 a constant shifter (414) prior to a first intermediate register (411), and a multiplexor subsequent (e.g. mux prior selecting operands into adder 416 on the left) to the first intermediate register and an adder circuit (e.g. 416) prior to a second intermediate register, and a second multiplexor (e.g. mux prior selecting operands into adder 416 on the right) subsequent to the second intermediate register (e.g. 418). Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention is made to add a constant shifter prior to a first intermediate register, and a multiplexor subsequent to the first intermediate register and an adder circuit prior to a second intermediate register, and a second multiplexor subsequent to the second intermediate register as seen in Choquette's invention into Chip et al.'s invention because it would enable to properly producing the correct product-accumulation by shifting or aligning the product to the accumulation register (col. 5 lines 5-9).

Re claim 24, it has same limitations cited in claim 12. Thus, claim 24 is also rejected under the same rationale as cited in the rejection of rejected claim 12.

Re claim 25, Chip et al. further disclose in Figures 2 and 4 the accumulator (e.g. FADD in Figure 2) is configured to produce a present sum from the converted product (e.g. output of FMUL) and a previous sum (e.g. feedback from FADD) having the second exponent weight.

Art Unit: 2124

Re claim 26, Chip et al. do not disclose a post-normalization unit to convert the present sum to a floating-point resultant having the first exponent weight. However, Choquette discloses in Figure 4 a post-normalization unit to convert the present sum to a floating-point resultant having the first exponent weight (e.g. feedback of register C into the mux prior entering shifter 414 in Figure 4). Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention is made to add a post-normalization unit to convert the present sum to a floating-point resultant having the first exponent weight as seen in Choquette's invention into Chip et al.'s invention because it would enable to properly provide a desire format as predetermined by the system.

Re claim 27, Chip et al. further disclose in Figures 2 and 4 the accumulator includes: an adder path (e.g. Figure 2). Chip et al. do not disclose an adder bypass path. However, Choquette discloses in Figure 4 an accumulator including an adder bypass path (e.g. output of 412 directly feeds to the result register 416). Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention is made to add a bypass path as seen Choquette's invention into Chip et al.'s invention because it would enable to increase the system performance by bypassing the alignment.

Re claim 28, it has same limitations cited in claim 21. Thus, claim 28 is also rejected under the same rationale as cited in the rejection of rejected claim 21.

Re claim 29, it has same limitations cited in claim 22. Thus, claim 29 is also rejected under the same rationale as cited in the rejection of rejected claim 22.

Re claim 30, it has same limitations cited in claim 10. Thus, claim 30 is also rejected under the same rationale as cited in the rejection of rejected claim 10.

Application/Control Number: 10/071,373

Art Unit: 2124

Conclusion

12. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

- a. U.S. Patent No. 5,226,001 to Garverick discloses a plural-channel decimation filter, as for sigma-delta analog-to-digital converters.
- b. U.S. Patent No. 5,305,248 to Ammann discloses a fast IEEE double precision reciprocals and square roots.
- c. U.S. Patent No. 4,048,485 to Nussbaumer discloses a digital filter generating a discrete convolution function.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chat C. Do whose telephone number is (571) 272-3721. The examiner can normally be reached on $M \Rightarrow F$ from 7:00 AM to 5:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chaki Kakali can be reached on (571) 272-3719. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Art Unit: 2124

Chat C. Do Examiner Art Unit 2124

January 31, 2005

KAKALI CHAKI

SUPERVISORY PATENT EXAMINER

TECHNOLOGY CENTER 2100